Xcell - 081 - 2012.IV.pdf

(13300 KB) Pobierz
Xcell
journal
ISSUE 81, FOURTH QUARTER 2012
S O L U T I O N S
F O R
A
P R O G R A M M A B L E
W O R L D
Xilinx Moves a Generation Ahead
with All Programmable Devices
Vivado HLS Eases Design of
Floating-Point PID Controller
Image Sensor Color Calibration
Using the Zynq-7000 SoC
Floating-Point Design
with Xilinx’s Vivado HLS
Tips on Implementing
State Machines in Your FPGA
How to Test
and Debug
Zynq SoC Designs
with BFMs
page
22
www.xilinx.com/xcell/
L E T T E R
F R O M
T H E
P U B L I S H E R
Xcell
journal
PUBLISHER
Mike Santarini
mike.santarini@xilinx.com
408-626-5981
Jacqueline Damian
Scott Blair
EDITOR
ART DIRECTOR
So Much More Than Gate Arrays
couple of weeks after I joined Xilinx back in 2008, one of my new colleagues gave
me an original copy of the press release announcing Xilinx’s first product, the
XC2064, which would eventually come to be known as the world’s first FPGA.
The public release date was Nov. 1, 1985 and the announcement came from legendary
Silicon Valley public relations firm Regis McKenna. Every once in a while, I’ll pick up the
press release and give it another read, because it reminds me how far the FPGA industry
has come. The contrast between what FPGAs were like in 1985 and what they can do
today is remarkable—so much so that I think many of them have outgrown the moniker
“field-programmable gate array.” Well, at least the “gate array” part.
It’s no easy task naming innovative technologies. Back when Xilinx and Regis McKenna
were launching the XC2064, it appears that they hadn’t quite figured out what to call the
device. In fact, the headline for the press release reads: “Xilinx Develops New Class of ASIC.”
Meanwhile, the first paragraph describes the device as follows: “The new device, called a
logic cell array, offers a high level of integration together with the versatility of a gate-array-
like architecture.” The release goes on to describe many truly revolutionary features,
including “unlimited reprogramming without removal from the system,” “64 configurable
logic blocks and 58 I/O blocks…[and] 1,000 to 1,500 gate equivalents.” These were all quite
impressive for the time. Clearly, Xilinx had set its sights on displacing PALs and “bipolar and
CMOS programmable products, LS TTL [low-power Schottky transistor-transistor logic] com-
ponents and gate arrays.” Who knew at the time that this new class of device would one day
compete with ASICs and consolidate the functions of many chips into one?
I started covering the EE design space in 1995, and so I missed the point in time when
these “logic cell array ASICs” became commonly known as field-programmable gate arrays.
What’s a bit puzzling to me is how “gate array” got into the name? In 1985, the public rela-
tions team likely called the devices “a new class of ASIC” because even back then, ASICs
were starting to rapidly displace gate arrays. By the time I began writing about electronic
design, gate arrays were gone, daddy, gone.
I get the field-programmable part. That’s an engineering-esque way of saying that the
device was reprogrammable. But “gate arrays”? Really?
Certainly, the devices Xilinx offers today are so much more than gate arrays that are
reprogrammable. As you’ll read in this issue’s cover story, back in 2008 Xilinx began exe-
cuting on a plan that redefines the possibilities of programmability. At the 28-nanometer
mode, Xilinx delivered three lines of All Programmable FPGAs (the Virtex
®
-7, Kintex™-7
and Artix-7™ devices), but didn’t stop there. In its 28-nm generation, Xilinx also delivered
the first homogeneous and heterogeneous All Programmable 3D ICs, which shatter capaci-
ty and bandwidth records, respectively. What’s more, Xilinx is delivering to customers today
the Zynq™-7000 All Programmable SoC, which marries an ARM
®
dual-core Cortex™-A9
MPCore, programmable logic and key peripherals all on a single device. On top of these sil-
icon innovations, Xilinx launched a fresh, state-of-the-art design suite called Vivado™ to
help customers leverage the new device families to achieve new levels of system integra-
tion, reduce BOM costs, lower power consumption and speed system performance.
Not only do the latest Xilinx offerings have innovative programmable logic, they also
boast programmable I/O, DSP slices and embedded processors, making them also software
programmable—they are truly All Programmable, enabling truly reprogrammable systems,
not just reprogrammable logic. They certainly are not gate arrays.
A
DESIGN/PRODUCTION Teie, Gelwicks & Associates
1-800-493-5551
ADVERTISING SALES
Dan Teie
1-800-493-5551
xcelladsales@aol.com
Melissa Zhang, Asia Pacific
melissa.zhang@xilinx.com
Christelle Moraga, Europe/
Middle East/Africa
christelle.moraga@xilinx.com
Tomoko Suto, Japan
tomoko@xilinx.com
REPRINT ORDERS
1-800-493-5551
INTERNATIONAL
www.xilinx.com/xcell/
Xilinx, Inc.
2100 Logic Drive
San Jose, CA 95124-3400
Phone: 408-559-7778
FAX: 408-879-4780
www.xilinx.com/xcell/
© 2012 Xilinx, Inc. All rights reserved. XILINX,
the Xilinx Logo, and other designated brands included
herein are trademarks of Xilinx, Inc. All other trade-
marks are the property of their respective owners.
The articles, information, and other materials included
in this issue are provided solely for the convenience of
our readers. Xilinx makes no warranties, express,
implied, statutory, or otherwise, and accepts no liability
with respect to any such articles, information, or other
materials or their use, and any use thereof is solely at
the risk of the user. Any person or entity using such
information in any way releases and waives any claim it
might have against Xilinx for any loss, damage, or
expense caused thereby.
Mike Santarini
Publisher
Scalable Capacity from 4-96 million ASIC Gates
HES-7
™
Lowers Cost of Overall ASIC Prototype Process
Expandable via Non-Proprietary Connector
Superior Quality, Industry Leading 1-Year Warranty
ASIC Prototyping
Scalable, Flexible Solution
HES-7™ provides SoC/ASIC hardware verification and
software validation teams with a scalable and high
quality FPGA-based ASIC prototyping solution backed
with an industry leading 1-year limited warranty. Each
HES-7 board with dual Xilinx® Virtex®-7 2000T has 4
million FPGA logic cells or up to 24 million ASIC gates of
capacity, not including the DSP and memory resources.
The HES-7 prototyping solution was architected to
allow for easy implementation and expansion. Using
only one or two large FPGAs, rather than multiple low
density FPGAs, HES-7 does not require as much
labor-intensive partitioning or tool expense.
Using a non-proprietary HES-7 backplane connector,
HES-7 can easily expand prototype capacity up to 96
million ASIC gates and can include the expansion of
daughterboards.
PLLs
5 Global CLKS
(Diff Pairs)
10x Single Region Clocks
10x Multi Region Clocks
20x Single Region Clocks
20x Multi Region Clocks
240/120
16x GTX
28x GTX
(SE/Diff)
480/240
Prog.
FPGA0
96/48
(SE/Diff
)
FPGA1
226/113
(SE/Diff
)
FPGA2
FPGA
HES-7 Prototyping Board
HES-7 is available in four different, single or dual,
FPGA configurations, includes popular interface
protocols, abundant I/O and GTX resources that
make this prototyping board the perfect fit for any
design verification and validation project.
R
THE DESIGN VERIFICATION COMPANY
Aldec, Inc.
Corporate -
N. America
Ph
+1.702.990.4400
sales@aldec.com
Visit us at
www.aldec.com
Israel
Ph. +972.072.2288316
sales-il@aldec.com
Europe
Ph.
+44.1295. 20.1240
sales-eu@aldec.com
Japan
Ph.
+81.3.5312.1791
sales-jp@aldec.com
China
Ph.
+86.21.6875.2030
info@aldec.com.cn
India
Ph.
+91.80.3255.1030
sales-in@aldec.com
Taiwan
Ph. +886.3.6587712
sales-tw@aldec.com
© 2012 Aldec, Inc.
Aldec is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.
(SE/Diff)

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin